



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/761,365	01/22/2004	Taro Fujii	Q79526	3414
23373	7590	04/18/2006	EXAMINER	
SUGHRUE MION, PLLC 2100 PENNSYLVANIA AVENUE, N.W. SUITE 800 WASHINGTON, DC 20037				CODY, DILLON J
ART UNIT		PAPER NUMBER		
		2183		

DATE MAILED: 04/18/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	10/761,365	FUJII ET AL.
	Examiner	Art Unit
	Dillon Cody	2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 22 January 2004.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-12 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1-12 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on 22 January 2004 is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) Notice of References Cited (PTO-892)
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
 Paper No(s)/Mail Date 1/22/04, 10/15/04.

4) Interview Summary (PTO-413)
 Paper No(s)/Mail Date. _____.
 5) Notice of Informal Patent Application (PTO-152)
 6) Other: _____.

DETAILED ACTION

1. Claims 1-12 are pending.

Papers Filed

2. Examiner acknowledges receipt of claims, disclosure, drawings, declaration, and information disclosure statement, all filed 22 January 2004 and a second IDS filed 15 October 2004.

Priority

3. Examiner acknowledges applicant's claim to foreign priority date, 27 January 2003.

Title

4. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Specification

5. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

6. In general, specification language should be revised to improve readability, comprehensibility and grammar. Doing so may increase enforceability of any future patent that results from this application.

Claim Objections

7. Claims below are objected to because of the following informalities:

In general, claim language should be revised to improve readability, comprehensibility and grammar. Doing so may increase enforceability of any future patent that results from this application.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

9. Claims 1-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Dahl et al. (U.S. Patent No. 5,710,938) hereinafter referred to as Dahl.

10. As per claim 1, Dahl teaches an array-type processor in which

a multiplicity of processor elements, which individually execute data processing in accordance with instruction codes in which data are individually set, are arranged in rows and columns, (Fig. 1) and a state control unit (Fig. 1 controller 20) causes successive transitions of operating states of the multiplicity of processor elements for each operating cycle by means of contexts that are composed of said instruction codes; wherein:

said multiplicity of processor elements are divided into a plurality of element areas; (Figs. 2a, 2b and 2c and col. 1 lines 42-57)

one said state control unit is connected to the plurality of element areas;

Controller 20 in Fig. 1 is shown as being connected to all of the processing elements.

a prescribed number of said operating states that occur in different said operating cycles are set to at least a portion of said contexts; *The examiner asserts that instructions passed to the processing elements cause them to change operations.*

and said state control unit temporarily halts operations of said element areas that correspond to a prescribed number of said operating states that are set to one said context during said operating cycles in which said operating states do not occur. *When a processing element (or group of elements) does not have a task to perform (operating state), it will inherently halt processing so as to save power. Inherently, the processor must be told to stop processing by passing it some sort of instruction (context).*

11. As per claim 2, Dahl teaches an array-type processor in which

a multiplicity of processor elements, which individually execute data processing in accordance with instruction codes in which data are individually set, are arranged in rows and columns, (Fig. 1) and state control units (Fig. 1 controller 20) cause successive transitions of operating states of the multiplicity of processor elements for each operating cycle by means of contexts that are composed of said instruction codes; wherein:

said multiplicity of processor elements are divided into a plurality of element areas; (Figs. 2a, 2b and 2c and col. 1 lines 42-57)

each of the plurality of element areas is connected to a respective state control unit of an equal number of the element areas; *The examiner asserts that each element area is connected to controller 20, as shown in fig. 1. Inherently, the controller will be connected to any number of element areas that the processing elements are split into.*

a prescribed number of said operating states that occur in different said operating cycles are set to at least a portion of said contexts; *The examiner asserts that instructions passed to the processing elements cause them to change operations.*

and said state control units temporarily halt operations of said element areas to which said state control units are connected, the operations of the element areas corresponding to a prescribed number of said operating states that are set to one said context, during said operating cycles in which said operating states do not occur. *When a processing element (or group of elements) does not have a task to perform (operating state), it will inherently halt processing so as to save power. Inherently, the processor must be told to stop processing by passing it some sort of instruction (context).*

12. As per claim 3, Dahl teaches an array-type processor in which a multiplicity of processor elements, which individually execute data processing in accordance with instruction codes in which data are individually set, are arranged in rows and columns, and state control units (Fig. 1 controller 20) cause successive transitions of operating states of the multiplicity of processor elements for each operating cycle by means of contexts that are composed of said instruction codes; wherein:

 said multiplicity of processor elements are divided into a number ($a \times b$) of element areas; (Fig. 2a, 2b, 2c and col. 1 lines 42-57)

 each of a number (a) of said state control units is connected to a respective group of (b) element areas of these ($a \times b$) element areas; *The examiner asserts that Dahl discloses the instance where there is one element area and one controller, as shown in fig. 1.*

 a prescribed number of said operating states that occur in different said operating cycles are set to at least a portion of said contexts; *The examiner asserts that instructions passed to the processing elements cause them to change operations.*

 said state control units temporarily halt operations of said element areas to which said state control units are connected, the operations of the element areas corresponding to a prescribed number of said operating states that are set to one said context, during said operating cycles in which said operating states do not occur. *When a processing element (or group of elements) does not have a task to perform (operating*

state), it will inherently halt processing so as to save power. Inherently, the processor must be told to stop processing by passing it some sort of instruction (context).

13. As per claims 4-6, Dahl teaches an array-type processor according to claims 1-3, wherein said state control units cause an operation of a portion of a plurality of processor elements of said element areas that said state control units have temporarily halted. *The examiner asserts that Dahl's processor will inherently restart processing in any elements that have previously been halted when they are needed for a subsequent operation. If this were not the case, the processor would lose functionality as processing elements halted.*

14. As per claims 7-12, Dahl teaches an array-type processor according to claims 1-6, wherein:

a shared resource is provided that is shared by said plurality of element areas; *Memory element 22 (fig. 1) is shared by all processing elements. (Col. 6 line 43)* and said state control units switch paths to said shared resource from said plurality of element areas. *Paths must inherently be switched by message routing circuits (Fig. 1 element 10) in order for the processing elements to receive their proper messages.*

Conclusion

15. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Katsuki et al. (U.S. Patent No. 5,581,767) teach an array processor with a control block for each processing element.


16. The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dillon Cody whose telephone number is 571-272-8401. The examiner can normally be reached on Mon - Fri, 8 AM - 5 PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DJC



EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100